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Abstract
In a study, it was found that the voltage at the downstream node is higher than the voltage
at the upstream node, even though all the current flows from the upstream node to the
downstream node. In IEEE’s load flow simulation results for the 13-bus system, 34-bus
system, and 123-bus system, it was also found that line losses in some feeders are nega-
tive. In this chapter, it has been analyzed how higher voltage at the downstream node and
negative line losses in a phase appear in an AC power system. It has also been demon-
strated that even though a capacitor generates only reactive power, its current has both
active and reactive components with respect to the system reference. Finally the impact of
harmonic resonance on capacitor has been discussed.
Keywords: capacitors, line loss, load flow, power system simulation, reactive power
1. Introduction
We generally know that current flows from high voltage to low voltage and this is true for a
DC system but that does not apply to an AC system, because it can be seen that even though
current is flowing from upstream node to downstream node, voltage at downstream node is
higher than the voltage at upstream node. The reason of having higher voltage at downstream
node in an AC system is that voltage drop in a single phase depends on mutual impedance
and current in other phases besides self-impedance and current of its own phase. In [1], Vienna
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rectifier (three-phase/three-switch converter) and Z-source inverter (ZSI) have been proposed
with fewer number switches to boost the DC voltage and reduce the voltage sag.
Load flow simulation results for 13-bus system, 34-bus system, and 123-bus system show that
line losses in some feeders are negative. Negative line losses may appear in the lighted loaded
phase in unbalanced system. Distribution system is practically unbalanced system because of
unbalanced loads and having single-phase and two-phase lines. From the operational stand-
point, unbalanced conditions typically occur in the normal operation of aggregated loads or
during short periods of abnormal operation with unbalanced faults or with one/two phases
out of service [2].
Generally there are two approaches to measure the line losses. One is classical approach where
line losses are computed as the difference between input power at upstream node and output
power at downstream node; in this approach, losses in neutral and dirt are included in each
single phase of a three-phase line. In other approaches, line losses are computed as (I2R), phase
resistance multiplied by current squared. In this second approach, losses in neutral and dirt
need to be calculated separately to determine the total three-phase losses. In the study, for
example, the IEEE 13-bus system, it is seen that some single-phase lines have negative line
losses and that negative line losses show up in the classical approach. It needs to be mentioned
that, although single-phase line losses may appear as negative in the first approach, total three-
phase losses are the same as total three-phase losses determined in the second approach and
these have been shown in [3]. Even though negative line losses appear in classical approach-
based line loss computation, there is no physical explanation of negative line losses where
positive line losses are considered as electrical energy that dissipates as heat energy when
electric current flows through the line. In [2], Carpaneto et al. proposed a resistive component-
based loss partitioning (RCLP) method. Their results show that even though single-phase
line losses obtained by RCLP method differ from line losses obtained by classical approach,
three-phase line losses obtained by RCLP method are the same as three-phase line losses
obtained by classical approach. In our previous work [4], it has been shown that line losses
increase or decrease at reduced voltage, depending on the types of the loads. In [5], it was
demonstrated how temperature, depending on the type of the load, influences the variations in
line losses.
A capacitor has huge application in the power system for reactive power compensation. It can
provide several benefits such as voltage profile improvement, line loss reduction, and power
factor correction. We know capacitor provides the reactive power, but its current has both
active and reactive components with respect to the system reference. Capacitive reactance can
cause resonance with the system inductance resulting in high harmonic voltage or current
depending on the parallel or series resonance.
In this paper, in Section 2, it was analyzed how downstream node voltage can be higher than
the voltage at upstream node. Section 3 demonstrates how negative line losses appear in a
single phase in classical approach of line loss calculation. In Section 4, it was presented that
capacitor current has both active and reactive components with respect to the system refer-
ence, even though a capacitor generates only reactive power. In Section 5, the impact of
harmonic resonance on the capacitor, series and parallel resonances, and harmonic mitigation
technique has been discussed.
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2. Analogy on higher voltage at downstream node
For a DC system, current flows from high voltage to low voltage, but that does not apply to an
AC system shown in Figure 1, because in the study, it was seen that even though current flows
from upstream node to downstream node, voltage at downstream node is higher than the
voltage at upstream node. The reason of having higher voltage at downstream node in an AC
system is that voltage drop in a single phase depends on mutual impedance and current in
other phases besides self-impedance and current of its own phase as shown in Eq. (1).
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V igm ¼ V ign  ΔV i (2)
Now,
V ign
  ¼
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
ℜe V ign
  2
þ Im g V ign
  2q
(3)
V igm
  ¼
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
ℜe V ign
 
ℜe ΔV i½ 
 2
þ Im g V ign
 
 Im g ΔV i½ 
 2q
(4)
where V ign and V igm are the voltages of phase i i ¼ a; b; cð Þ at the upstream node and down-
stream node, respectively; ΔV i is voltage drop in phase i; ℜe V ign
 
and Im g V ign
 
are, respec-
tively, real and imaginary components of V ign;ℜe ΔV i½  and Im g ΔV i½  are, respectively, real and
imaginary components of ΔV i.
Phase voltage at the downstream will be higher than the phase voltage at the upstream node if
V igm
  > V ign
 
)
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
ℜe V ign
 
ℜe ΔV i½ 
 2
þ Im g V ign
 
 Im g ΔV i½ 
 2q
>
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
ℜe V ign
  2
þ Im g V ign
  2q
) ℜe ΔV i½ ð Þ
2 þ Im gΔV ið Þ
2  2∗ℜe V ign
 
∗ℜe ΔV i½   2
∗Im g V ign
 
∗Im g ΔV i½  > 0
(5)
Figure 1. Three-phase line.
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Similarly, phase voltage at downstream will be lower than the voltage at upstream node if
V igm
  < V ign
 
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
ℜe V ign
 
ℜe ΔV i½ 
 2
þ Im g V ign
 
 Im g ΔV i½ 
 2q
<
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
ℜe V ign
  2
þ Im g V ign
  2q
) ℜe ΔV i½ ð Þ
2 þ Im gΔV ið Þ
2  2∗ℜe V ign
 
∗ℜe ΔV i½   2
∗Im g V ign
 
∗Im g ΔV i½  < 0
(6)
Now, in Eq. (4), if real components of upstream node voltage (V ign) and voltage drop ΔV ið Þ have
the same sign and imaginary components of upstream node voltage (V ign) and voltage drop
(ΔV i) also have the same sign, then upstream node voltage must be higher than downstream
node voltage. Similarly, in Eq. (4), if real components of upstream node voltage V ign
 
and
voltage drop ΔV ið Þ have opposite sign and imaginary components of upstream node voltage
V ign
 
and voltage drop ΔV ið Þ also have opposite sign, then upstream node voltage must be
lower than downstream node voltage. Again, in Eq. (4), if real components of upstream node
voltage V ign
 
and voltage drop ΔV ið Þ have the same sign, but imaginary components of
upstream node voltage V ign
 
and voltage drop ΔV ið Þ have the opposite sign or if real compo-
nents of upstream node voltage V ign
 
and voltage drop ΔV ið Þ have the opposite sign, but
imaginary components of upstream node voltage Vign and voltage drop ΔV ið Þ have the same
sign, then the upstream node voltage can be higher or lower than the downstream bus voltage.
Figure 2 shows how (+ and ) signs of real and imaginary components of upstream node
voltage V ign
 
and voltage drop ΔV ið Þ change for their locations in four quadrants.
If upstream node’s voltage phasor V ign
 
and voltage drop phasor ΔV ið Þ lie in the same
quadrant, then real components of upstream node voltage V ign
 
and voltage drop ΔV ið Þ will
have the same sign, and imaginary components of V ign and ΔV i will also have the same sign; in
this case, upstream node voltage must be higher than downstream node voltage.
If upstream node’s voltage phasor V ign
 
and voltage drop phasor ΔV ið Þ lie in two different
quadrants which are exactly opposite (first and third quadrants or second and fourth quadrants),
then real components of voltage V ign
 
and voltage drop ΔV ið Þ will have opposite sign, and
imaginary components of V ign and ∆V i will also have opposite sign; in this case, voltage at the
Figure 2. (+ and ) signs in four quadrants.
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upstream node must be lower than the voltage at the downstream node. Again, if upstream
node’s voltage phasor V ign
 
and voltage drop phasor ΔV ið Þ lie in two different quadrants which
are adjacent (first and second quadrants or second and third quadrants or third and fourth
quadrants or fourth and first quadrants), then real components of V ign and ΔV i can have the
same sign or opposite sign; if they have the same sign, then imaginary components of V ign and
∆V i will have the opposite sign; if they have opposite sign, then imaginary components of V ign
and ΔV i will have the same sign; in these both cases, upstream node voltage can be higher or
lower than the downstream node voltage. Table 1 summarizes the conditions that cause the
upstream node voltage to be higher or lower than the downstream node voltage.
How the downstream node voltage and voltage drop vary with loads in an AC system is
tested on a two-bus system in Figure 3, and results are shown in Table 2.
In Table 2, the phasor diagrams show how voltage drop and downstream node voltage change
their locations into the quadrants as load varies. For example, when a three-phase load at node 2
changes from 1000 kW+ j500 kVAr, 500 kW+ j200 kVAr, and 300 kW+ j100 kVAr to 200 kW+ j100
kVAr, 500 kW+ j200 kVAr, and 300 kW+ j100 kVAr, respectively, in phase a, phase b, and phase c,
it is seen that voltage drop phasor ∆Va changes its location from first quadrant to fourth quadrant
and voltage drop phasor ∆Vc changes its location from first quadrant to third quadrant.
When a three-phase load, 600 kW + j300kVAr, 500 kW + j200kVAr, and 300 kW + j100kVAr, is
connected at the downstream node 2 in phase a, phase b, and phase c, respectively, it is seen
that phase c voltage (2394.8 V) at the downstream node 2 is lower than the phase c voltage
(2400 V) at the upstream node 1, where voltage phasor Vcgn at the upstream node 1 and voltage
drop phasor ΔVc lie in the same quadrant (second). Again, when the three-phase load changes
Location of upstream node voltage (Vign) and voltage drop (∆Vi)
phasors into the quadrants
Upstream node voltage level with respect to
downstream node voltage level
Same quadrant V ign
  > V igm
 
Different quadrants Exactly opposite quadrants V ign
  < V igm
 
Adjacent quadrants V ign
  > V igm
 
or
V ign
  < V igm
 
Table 1. Conditions for the upstream node voltage to be higher or lower than downstream node voltage.
Figure 3. Two-bus system.
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Bus voltage
(V)
Voltage drop
(V)
Phasor diagram of bus voltages and voltage drop Load
(kW, kVAr)
Bus 1 2400∠0 (2400 + j0)
2400∠-120 (1200j 2078.5)
2400∠120 (1200 + j2078.5)
Bus 2 2261.0∠2.4 (2259j 95.4)
2426.4∠121.8 (1280.2j2061.2)
2386.9∠120.7 (1218.8 + j2052.2)
140.98 + j95.44(170.2∠34.09)
80.22–j17.26(82.1∠12.14)
18.75 + j26.22 (32.23∠54.4)
1000 + j500
500 + j200
300 + j100
2292.4∠1.7148 (2291.4j68.6)
2406.7∠121.7 (1265.1j2047.3)
2389.1∠120.28 (1205 + j2063)
108.59 + j68.61 (128.4∠32.3)
65.12j31.13 (72.2∠-25.55)
4.97 + j15.5 (16.27∠72.22)
800 + j400
500 + j200
300 + j100
2351.7∠1.03 (2322.1j41.6)
2368.1∠121.6 (1250.9j2033.4)
2394.8∠119.9 (1191.9 + j2073.8)
77.89 + j 41.56 (88.3∠28.08)
50.86j 45.1 (67.97∠41.56)
8.103 + j 4.64 (9.3∠150.17)
600 + j300
500 + j200
300 + j100
2351.7∠0.358 (2351.6j14.7)
2368.1∠121.48 (1236.9j2019.5)
2394.8∠119.5 (1179.3 + j2084.3)
48.37 + j 14.7 (50.5∠16.89)
36.88j 58.9 (69.5∠57.98)
20.67j 5.84 (21.5∠164.2)
400 + j200
500 + j200
300 + j100
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Bus voltage
(V)
Voltage drop
(V)
Phasor diagram of bus voltages and voltage drop Load
(kW, kVAr)
2365.90∠0.029 (2365.9j1.2)
2358.7∠121.4 (1230.3j2012.5)
2396.7∠119.3 (1173.2 + j2089.9)
34.13 + j 1.15 (34.15∠1.94)
30.284j 65.99 (∠65.35)
26.78j11.4 (72.6∠156.8)
300 + j150
500 + j200
300 + j100
2379.9∠0.29 (2379.9 + j12.1)
2349.6∠121.4 (1223.8j2005.7)
2398.3∠119.1 (1167.3 + j2095.0)
20.14j 12.1 (23.5∠30.9)
23.84j 72.78 (76.5∠71.8)
32.7j 16.58 (36.6∠153.1)
200 + j100
500 + j200
300 + j100
2394.0∠0.62 (2393.8 + j25.9)
2339.6∠121.33 (1216.7j1998.3)
2400.4∠118.9 (1161.2 + j2100.9)
6.15j25.86 (26.58∠76.6)
16.7j80.12 (81.8∠78.2)
38.8j22.4 (44.8∠-150.02)
100 + j50
500 + j200
300 + j100
2400.1∠0.776 (2399.9 + j 0.032.5)
2335.8∠121.3 (1214.6j1995.2)
2401.3∠118.8 (1158.8 + j2103.2)
0.1j32.52 (32.52∠89.8)
14.6j83.26 (84.5∠80.04)
41.2j24.76 (48.06∠149)
50 + j25
500 + j200
300 + j100
Bus 1 phase a voltage: Bus 2 phase a voltage: Voltage drop in phase a:
Bus 1 phase b voltage: Bus 2 phase b voltage: Voltage drop in phase b:
Bus 1 phase c voltage: Bus 2 phase c voltage: Voltage drop in phase c:
Table 2. Variation in the location of node voltage phasors and voltage drop phasors with loads.
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to 100 kW + j50kVAr, 500 kW + j200kVAr, and 300 kW + j100kVAr in respective phases, it is
seen that phase c voltage (2400.4 V) at the downstream node 2 is higher than phase c voltage
(2400 V) at the upstream node 1, where voltage phasor Vcgn at the upstream node 1 lies in
second quadrant but voltage drop phasor ΔVc lies in third quadrant.
3. Analogy on negative line loss
A classical approach of line loss calculation was presented here. In this approach, line loss was
computed as the difference between input power at upstream node and output power at
downstream node. The formulation of line loss equation and condition for negative line loss
has been demonstrated using a two-bus system shown in Figure 4.
Line loss = input power – output power
PLoss þ jQLoss ¼ VnI
∗ þ VmI
∗
¼ Vnj j∠αn
∗ Ij j∠ β Vmj j∠αm
∗ Ij j∠ β
¼ Vnj j Ij j∠ αn  β
 
 Vmj j Ij j∠ αm  β
 
¼ Vnj j Ij j∠θn  Vmj j Ij j∠θm
(7)
Active power loss,
PLoss ¼ Vnj j Ij j cosθn  Vmj j Ij j cosθm (8)
where input power is the power leaving the upstream node and output power is the power
entering into the downstream node. Vnj j∠αn is the voltage at the upstream node n; Vmj j∠αm is
the voltage at the downstream node m; Ij j∠β is the current in the line between the node n and m;
and θn ¼ αn  β
 
and θm ¼ αm  β
 
are the power factor angles at node n and m, respectively.
From Eq. (8), we can see that active line loss will be negative, if
PLoss < 0
) if , Vnj j Ij j cosθn  Vmj j Ij j cosθm < 0
) if , Vnj j cosθn < Vmj j cosθm
(9)
Here, four cases are considered to demonstrate the conditions of occurrence of negative line
losses:
Figure 4. A line segment between upstream node n and downstream node m.
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Case 1: Downstream node voltage lags behind the upstream node voltage and leads the line
current in Figure 5.
As voltage Vnj j∠αn leads voltage Vmj j∠αm, we have
αn > αm
) αn  β
 
> αm  β
 
) cos αn  β
 
< cos αm  β
 
) cos θnð Þ < cos θmð Þ (10)
Since by Eq. (10), cosθn < cosθm in Eq. (9), there is a possibility of Vnj j cosθn < Vmj j cosθm,
i.e., PLoss < 0, even though Vnj j > Vmj j. If upstream node voltage is lower than the downstream
node voltage Vnj j < Vmj jð Þ that may happen in an AC system as shown in Section 2, then it
confirms that Vnj j cosθn < Vmj j cosθm (i.e., active line loss) must be negative.
Case 2: Downstream node voltage leads both the upstream node voltage and the line current
as shown in Figure 6.
As voltage Vnj j∠αn lags the voltage Vmj j∠αm, we have
αn < αm
) αn  β
 
< αm  β
 
) cos αn  β
 
> cos αm  β
 
) cos θnð Þ > cos θmð Þ (11)
Even though, by Eq. (11), cosθn > cosθm in Eq. (9), there is still a possibility of Vnj j cosθn <
Vmj j cosθm (i.e., PLoss < 0) if upstream node voltage is lower than the downstream node voltage
Vnj j < Vmj j which could happen very rarely. If the upstream node voltage is higher than the
Figure 6. Phasor diagram for upstream and downstream node voltage and line current for Case 2.
Figure 5. Phasor diagram for upstream and downstream node voltage and line current for Case 1.
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downstream node voltage, Vnj j > Vmj j, then it is guaranteed that active line loss cannot be
negative.
Case 3: Downstream node voltage lags behind both the upstream node voltage and the line
current, as shown in Figure 7.
As voltage Vnj j∠αn leads voltage Vmj j∠αm, we have
αn > αm
) αn  β
 
> αm  β
 
[Since αn  β
 
< 0 and αm  β
 
< 0, multiply both sides by 1]
)  αn  β
 
<  αm  β
 
) cos  αn  β
  
> cos  α
m
mβ
  
[Since cos  αn  β
  
¼ cos αn  β
 
and cos  αm  β
  
¼ cos αm  β
 
) cos θn  β
 
> cos θm  β
 
) cos θnð Þ > cos θmð Þ (12)
Even though, by Eq. (12), cosθn > cosθm in Eq. (9), there is still a chance of Vnj j
cosθn < Vmj j cosθm, i.e., PLoss < 0, if downstream node voltage is higher than the upstream
node voltage Vnj j < Vmj jð Þ. If downstream node voltage is lower than the upstream node
voltage, Vnj j > Vmj jð Þ, then it confirms that active line loss cannot be negative.
Case 4:Downstream node voltage leads the upstream voltage and lags behind the line current,
as shown in Figure 8.
As voltage Vnj j∠αn lags voltage Vmj j∠αm, we have
Figure 7. Phasor diagram for upstream and downstream node voltage and line current for Case 3.
Figure 8. Phasor diagram for upstream and downstream node voltage and line current for Case 4.
New Trends in High Voltage Engineering50
αn < αm
) αn  β
 
< αm  β
 
[Since αn  β
 
< 0 and αm  β
 
< 0, multiply both sides by 1]
)  αn  β
 
>  αm  β
 
) cos  αn  β
  
< cos  αm
mβ
  
[Since cos  αn  β
  
¼ cos αn  β
 
and cos  αm  β
  
¼ cos αm  β
 
]
) cos θn  β
 
< cos θm  β
 
) cos θnð Þ < cos θmð Þ (13)
Since, by Eq. (13), cosθn < cosθm in Eq. (9), there is a possibility of Vnj j cosθn < Vmj j cosθm,
i.e., PLoss < 0, even though Vnj j > Vmj jð Þ. If downstream node voltage is higher than the
upstream node voltage Vnj j < Vmj j, then it is confirmed that Vnj j cosθn < Vmj j cosθm, i.e.,
active line loss must be negative.
By and large, downstream node’s power factor will be greater than upstream node’s power
factor if downstream node voltage lags behind the upstream node voltage and leads the line
current or downstream node voltage leads the upstream voltage and lags behind the line
current. In this case, if upstream node voltage is lower than downstream node voltage, then
output power at downstream node will be higher than input power at upstream node, i.e., line
loss must be negative.
Downstream node’s power factor will be lower than upstream node’s power factor, if down-
stream node voltage leads both the upstream node voltage and the line current or downstream
node voltage lags behind both the upstream node voltage and the line current. In this case,
there is a chance of getting a negative line loss, only if upstream node voltage is lower than
downstream node voltage. Table 3 summarizes the chances of occurrence of negative line loss
in the classical approach-based line loss calculation.
Generally, transmission and distribution lines are inductive by nature; therefore, downstream
node voltage leads the line current and lags behind the upstream node voltage. Downstream node
voltage may lead the upstream node voltage in a lightly loaded phase in an unbalanced system.
Both upstream and downstream node voltages can lag behind the line current for a system with
toomany capacitor banks for voltage profile improvements and/or line loss reduction.
Example 1: IEEE’s load flow results in [6] show that, for 13-bus system shown in Figure 9, line
loss in phase b feeder between substation voltage regulator’s secondary side and node 632
is negative (3.25 kW), which can be explained by Eq. (9). From IEEE’s load flow results,
phase b voltage at substation voltage regulator’s secondary is VbRG60 ¼ 2521:86∠ 120; phase
b voltage at node 632 is Vb632 ¼ 2502:65∠ 121:72; and phase b current in that feeder is
I ¼ 414:37∠ 140:91.
Phasor diagram of VbRG60, Vb632, and I is shown in Figure 10.
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Figure 9. IEEE 13-bus system.
Figure 10. Phasor diagram of voltages and line current for the feeder between substation regulator and node 632.
Lagging/leading status Power factor (Pf) Voltage level status Occurrence of
negative line loss
Downstream node voltage lags the upstream node
voltage and leads the line current
or
downstream node voltage leads the upstream node
voltage and lags the line current
Pf at downstream
node
> Pf at upstream
node
If downstream node
voltage < upstream node
voltage
Possibility of
occurrence of
negative line loss
If downstream node
voltage > upstream node
voltage
Guarantee of
occurrence of
negative line loss
Downstream node voltage leads both the upstream
node voltage and the line current or downstream node
voltage lags behind both the upstream node voltage
and the line current
Pf at downstream
node
< Pf at upstream
node
If downstream node
voltage < upstream node
voltage
No possibility of
occurrence of
negative line loss
If downstream node
voltage > upstream node
voltage
Possibility of
occurrence of
negative line loss
Table 3. Conditions of occurrence of negative line loss.
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By Eq. (8), active power loss is
PLoss ¼ VbRG60j j Ij j cosθbRG60  Vb632j j Ij j cosθb632
= 2521.86*414.37*cos(20.91) – 2502.65*414.37*cos(19.19)
= 2521.86*414.37*0.93414–2502.65*414.37*0.9444
= 1044.985*0.93414–1037.023*0.9444 kW
↓ ↓
The upstream node’s power factor is less than the downstream node’s power factor
= 976.16–979.36 kW
=  3.2 kW
The above power loss calculation shows that, although downstream node voltage (2502.65 V)
is lower than upstream node voltage (2521.86 V), downstream node’s power factor (0.9444) is
higher than upstream node’s power factor (0.93414). The upstream node’s lower power factor
makes the input power (976.16 kW = 2521.86*414.37*0.93414) lower than the output power
(979.36 kW = 2502.65*414.37*0.9444) at the downstream node, even though all the active power
at the downstream node comes from the upstream node. The reason of higher power factor at
the downstream node is that downstream node lags behind the upstream node voltage and
leads the line current as shown in Figure 10.
Example 2: IEEE’s load flow results in [6] also show that, for 123-bus system shown in Figure 11,
line loss in phase b feeder between node 101 and node 105 is negative (0.019 kW), which
can also be explained by Eq. (9). From IEEE’s load flow results, phase b voltage at node
Figure 11. IEEE 123-bus system.
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101 is Vb101 ¼ 2474:55∠ 122:22Vb101 ¼ 2474:55∠ 122:22; phase b voltage at node 105 is
Vb105 ¼ 2474:07∠ 122:27Vb105 ¼ 2474:07∠ 122:27; and phase b current in that feeder is
I ¼ 36:21 ∠ 148:86I ¼ 36:21∠ 148:86.
Phasor diagram of Vb101, Vb105, and I is shown in Figure 12.
By Eq. (8), active power loss is
PLoss ¼ Vb101j j Ij j cosθb101  Vb105j j Ij j cosθb105
= 2474.55*36.21*cos(26.64) – 2474.07*36.21*cos(26.59)
= 2474.55*36.21*0.893841424–2474.07*36.21*0.894232372
= 89603.455*0.893841424–89586.0747*0.894232372 kW
↓ ↓
The upstream node’s power factor is less than the downstream node’s power factor
= 80.09128026–80.11076808 kW
=  0.019487 kW
In the line loss calculation above, it is seen that, although voltage (2474.55 V) at the upstream
node is higher than the voltage (2474.07 V) at the downstream node, power factor (0.893841424)
at the upstream node is less than the power factor (0.894232372) at the downstream node. The
higher power factor at the downstream node makes the output power (80.11076808 kW =
2474.07*36.21*0.894232372*103) at the downstream node greater than the input power
(80.09128026 kW = 2474.55*36.21*0.893841424*103) at the upstream node, even though all the
active power at the downstream node comes from the upstream node. Greater output power at
downstream node with respect to input power at upstream node is the reason of having a
negative line loss.
4. Active and reactive components of capacitor current
Although a capacitor delivers reactive power, its current has both active and reactive compo-
nents with respect to the system reference. The reason of having both active and reactive
current components with respect to the system reference is that capacitor current leads the
Figure 12. Phasor diagram of voltages and line current for the line between node 101 and node 105.
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capacitor bus voltage by 90, with bus voltage angle represented with respect to the system
reference. Now the angle of a capacitor current with respect to the system reference is equal to
the capacitor bus voltage angle plus 90; the cosine and sine value of that angle of capacitor
current make, respectively, the active and reactive current component of the capacitor current,
where capacitor’s current is only reactive with respect to capacitor bus voltage. Here it needs
to be mentioned that if Kirchhoff’s current law is applied at the capacitor bus, considering
capacitor current is only reactive, then it does not satisfy the Kirchhoff’s current law. If the
angle of capacitor current is presented with respect to the system reference which results in
both real and imaginary components of capacitor current, then it satisfies Kirchhoff’s current
law. These have been demonstrated with the load flow results of 13-bus system. Load flow
results [6] of 13-bus system are given below for phase a of node 675 and line 692–675:
Voltage at node 675 is V675 = 0.9835∠5.56
; current in line 692–675 is ILine = 205.33∠5.15
;
load that is constant power load at node 675 is PLoad + jQLoad = 485 + j190; and output power of
the capacitor is jQLoad = j193.4.
Now, line current: ILine ¼ 205:33∠ 5:15

¼ 204:501 j18:43
Load current: ILoadj j
2 ¼
P2LoadþQ
2
Load
Vj j2
¼
4852 þ 1902
0:9835∗2:40177j j2
¼ 48626:8
) ILoadj j ¼ 205:33
If θ is the power factor angle, i.e., angle between voltage and current, then
cosθ ¼
485
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
4852 þ 1902
p ¼ 0:931,
) θ ¼ 21:39
Since the load current lags the voltage, we have
ILoad ¼ 220:5148∠ 5:56

 21:39
 
¼ 196:56 j99:95
Capacitor current: ICap ¼
QCap
Vj j
¼
193:44
0:9835∗2:40177
¼ 81:8915
Here, if the capacitor current is assumed to be only reactive current, i.e., ICap = 81.89∠90
, then
it does not satisfy Kirchhoff’s current law
P
linecurrentþ loadcurrentþ capacitorcurrent ¼ 0ð ) at
the bus 675. Capacitor current ICap leads bus voltage V675 (0.9835∠5.56
) by 90; therefore, the
angle between the system reference and capacitor current ICap is 5.56
 + 90 = 84.44, and ICap
should be presented as ICap = 81.89∠84.44
 = 7.93 + j81.51. It is seen that capacitor current ICap
does not make a 90 angle with the system reference which is the phase a voltage of substation
regulator. Therefore, capacitor current has both real and imaginary current components with
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respect to the system reference, whereas the output power of a capacitor is reactive. It needs to
be mentioned that capacitor current is also only reactive with respect to capacitor bus voltage.
Figure 13 depicts the phasor diagram of ILine, ILoad, ICap, and V675.
Kirchhoff’s current law is satisfied with the capacitor current, ICap = 81.89∠84.44
. It is seen at
bus 675 in phase a:
PLine þ jQLine ¼ V675I∗Line
¼ 0:9835∗2:4017∠ 5:56∗205:3∠ 5:15
¼ 485þ j3:47
If we apply the law of conservation of power at node 675 in phase a, we can see
PLine þ jQLine
 þ jQcap 	 ¼ PLoad þ jQ Load¼
 !
) 485 j3:4ð Þ þ j193:44ð Þ ¼ 485þ j190ð Þ
Here we can see that power consumed by the load is equal to the capacitor’s output power
plus power injected through the line, whereas line current is equal to capacitor current plus
load current.
5. Impact of harmonic resonance on capacitor
Shunt capacitors are used for voltage profile improvement and power factor correction. A
capacitor can cause resonance frequency which results in high voltage across the capac-
itor and severe voltage distortion. Therefore, it needs to verify if the shunt capacitive
reactance will resonate with the system inductive reactance. A harmonic resonance will
occur if
XLh ¼ XCh
2pifhL ¼ 1
2pifhC
fh ¼ 1
2pi
ffiffiffiffiffiffi
LC
p
Figure 13. Phasor diagram of bus voltage, line current, and capacitor current.
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where XL is the system reactance at fundamental frequency, XC is the capacitive reactance at
fundamental frequency, h is the harmonic order, and f is the fundamental frequency. L is the
system inductance, and C is the capacitance of the shunt capacitor.
Formulation of relationship among harmonic order, capacitor-rated MVAR, and system fault
MVA at the capacitor location:
At resonant condition,
2pifhL ¼
1
2pifhC
h2 ¼
1
2pifL
∗
1
2pifC
¼
1
XL
∗XC
¼
V∗V∗106
XL
∗
XC
V∗V∗106
¼ Isc∗V∗106∗
1
IC∗V∗10
6
¼
MVASC
MVARC
h ¼
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
MVASC
p
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
MVARC
p
where V is the system voltage, Isc is the available short circuit current at the capacitor location,
and Ic is the rated current of the capacitor. MVASC is the available fault capacity at the capacitor
location, and MVARC is the rated reactive power of capacitor.
Harmonic current can have an adverse effect on the capacitor resulting in overloading,
overheating, and voltage stress. As per IEEE 18-2000, capacitor shall deliver a maximum of
135% of its rated reactive power (kVAR). It also withstands a maximum continuous RMS
overvoltage of 110%, peak overvoltage of 120%, and an overcurrent of 180% of rated value.
5.1. Series and parallel resonance
Whether a series or parallel resonance will occur or not depends on the system configuration.
Nowadays the distribution system is a radial system. Motor loads in the system make the
equivalent impedance lower at the capacitor location because at the short circuit, motor loads
inject the current back to the system adding parallel circuits. Equivalent impedance of the
system with dominant non-motor load is higher than the system with dominant motor load.
Series and parallel resonance circuits are shown below (Figures 14 and 15).
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5.1.1. Series resonance
I∠ϴ ¼
V∠0
Rþ j2pifL j2pifC
Ij j ¼
∣V∣ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
R2 þ 2pifL 12pifC
 	2r ,∠ϴ ¼  tan 1
2pifL 12pifC
R
 !
Ij j and ∠ϴ vary with f. When 2pifL ¼ 12pifC, Ij j is maximum and ∠ϴ = 0, i.e., current and voltage
are in phase.
5.1.2. Parallel resonance
V∠ϴ ¼
I∠0
Y
where
Y ¼
1
R
þ j2pifCþ
1
j2pifL
∣V∣ ¼
∣I∣ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
1
R
 2
þ 2pifC 12pifL
 	2r ,∠ϴ ¼  tan 1
2pifC 12pifL
1
R
 !
∣V∣ and ∠ϴ vary with f. When 2pifC ¼ 12pifL, ∣V∣ is maximum and ∠ϴ ¼ 0, i.e., current and
voltage are in the same phase.
Figure 14. Series resonance circuit.
Figure 15. Series resonance circuit.
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5.2. Harmonic mitigation methods
There are several techniques to mitigate harmonic distortions. The following are the prevailing
methods for mitigating the harmonic distortions:
(i) Reactor: Reactor is a simple and cost-effective technique to reduce the harmonics injected by
nonlinear loads. Reactors are usually used to the nonlinear loads such as variable speed drives.
The changing current through a reactor induces voltage across its terminals in the opposite
direction of the applied voltage which consequently opposes the rate of change of current. This
characteristic of a reactor helps in reducing the harmonic currents produced by variable speed
drives and other nonlinear loads.
(ii) Delta–delta and delta-wye transformers: In this technique, two separate utility trans-
formers with equal nonlinear loads are used. The phase relationship to various six-pulse
converters is shifted through cancelation techniques that help in reducing the harmonics. This
technique is also used in a 12-pulse front end of the drive.
(iii) Isolation transformers: In this technique, system voltage is stepped up or stepped down for
voltage match. A neutral ground reference for nuisance ground faults is also provided in this
technique. This is the best solution when SCRs are used as bridge rectifiers in AC and DC drive.
(iv) Passive harmonic filters or line harmonic filters: Passive or line harmonic filters (LHF) are
used to mitigate lower order harmonics such as fifth, seventh, eleventh, and thirteenth. This
also known as harmonic trap filters. In a six-pulse drive, it is used as a stand-alone part. It is
also used for multiple single-phase nonlinear loads. In line harmonic filters, LCR circuit is
tuned to a particular harmonic frequency that needs to be mitigated. Their operation is based
on the resonance phenomena.
6. Conclusion
In this paper, it was presented how higher voltage at downstream node and negative line
losses appear in an AC power system. It was also demonstrated that capacitor current has both
active and reactive components with respect to the system reference.
If the upstream bus voltage and voltage drop phasors lie in the different quadrants that are
exactly opposite to each other, then downstream node voltage will be higher than upstream
bus voltage; if the upstream bus voltage and voltage drop phasors lie in the same quadrant,
then upstream node voltage will be higher than downstream node voltage.
Transmission and distribution lines are generally inductive by nature; therefore, downstream node
voltage leads the line current and lags behind the upstream node voltage, and that results in
downstreamnode’s power factor to be greater than theupstreamnode’s power factor.Downstream
node’s higher power factor can cause the output power to be greater than the input power at
upstream node, although all the power comes from the upstream node. If input power at upstream
node is lower than output power at downstream node, then line loss will be negative in classical
approach-based line loss calculation, where line losses are calculated as the difference between
input power at upstream node and output power at downstream node. If the upstream node’s
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power factor is higher than the downstream node’s power factor and upstream node voltage is
lower than downstream node voltage, then there is still a chance of having a negative line loss.
A capacitor supplies only reactive power, but its current has both real and imaginary components
with respect to the system reference. With respect to the capacitor bus voltage, all the current of a
capacitor is reactive. Therefore, real and imaginary current components are reference relative.
Shunt capacitor used for power factor correction and voltage profile improvement can cause
resonance at a harmonic frequency with system inductive reactance. At series resonance
capacitor, current is very high, and at parallel resonance, voltage across the capacitor is very
high which can rupture the capacitor. Therefore, the size of the capacitor should be checked if
resonant condition can occur. There are several methods to mitigate the harmonic distortion—
the use of reactor, delta–delta and delta-wye transformer, isolation transformers, and passive
harmonic filters or line harmonic filters. A reactor is the simple and cost-effective method to
reduce the harmonic distortion.
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